The ATLAS Liquid Argon (LAr) Calorimeters were designed and built to measure electromagnetic and hadronic energy in proton-proton collisions produced at the Large Hadron Collider (LHC) at centre-of-mass energies up to 14 TeV and instantaneous luminosities up to 10 34 cm −2 s −1 . The High Luminosity LHC (HL-LHC) programme is now developed for up to 5-7 times the design luminosity, with the goal of accumulating an integrated luminosity of 3000 fb −1 . In the HL-LHC phase, the increased radiation levels and an improved ATLAS trigger system require a replacement of the Front-end (FE) and Back-end (BE) electronics of the LAr Calorimeters. Results from research and development of individual components and their radiation qualification as well as the overall system design will be presented.
Introduction
For 2024 an upgrade of the LHC is planned which forsees a further increase in luminosity. During the high luminosity phase of the LHC integrated and instantaneous luminosities of 3000 fb −1 and 7 × 10 34 cm −2 s −1 are assumed. The ATLAS detector [1] is planned to be operated with Level-0 and Level-1 trigger accept rates of 1 MHz and 400 kHz and trigger latencies of 6 µs and 30 µs, respectively. These conditions will bring the current readout electronics of the ATLAS LAr Calorimeter system beyond their design specifications. A complete replacement of the LAr Calorimeter FE and BE electronics, during the socalled Phase-II upgrade, is therefore foreseen which provides larger data buffers, a high-bandwidth data transmission and an improved radiation tolerance of the FE components. Figure 1 shows an overview of the Phase-II FE and BE electronics. The new FE boards will first amplify and shape the analog signal and digitize the signal with 40-80 MHz sampling frequency. The digital signal will be serialized and sent out via fast optical links to the BE Pre-Processor (PP) system. The PP applies digital filter algorithms to reconstruct the deposited energy.
Architecture of the Phase-II Readout System

Radiation Tolerance Criteria
Since the FE electronics of the LAr Calorimeters are located on the calorimeter cryostats they are subject to significant radi- * Corresponding author ation exposure. The radiation tolerance criteria for the ASICs for Phase-II are total ionization dose of 1.74 kGy, non ionizing energy loss 5.0 × 10 13 n eq /cm 2 , single event effects with 9.6 × 10 13 h/cm 2 , all values include a safety factor of 5 [2] . The radiation background in the ATLAS cavern has been measured recently [3] and good agreement with simulation is observed. Final radiation qualification criteria will be determined once the detector choices for the HL-LHC operation of ATLAS are made.
Design Parameters for Middle Layer Electronics
Beside the radiation tolerance, there are several other design parameters which should be met by the new electronics. In order to capture the expected range of deposited energies per calorimeter cell, a dynamic range of 16.25 bits per channel is required. The maximum input current per channel is about 10 mA and the noise should therefore not exceed 100 nA. Cooling capabilities require the power per channel to be less than 50 mW. Furthermore, the serializer and optical transmitter should provide a data rate of at least 9 GB/s per fiber excluding data packaging and forward error corrections. Table 5 gives a summary of different technolgies under investigation which include 65 nm CMOS and 180 nm SiGe technologies. The goal is to use a single technology for the pre-amplifier, shaper and ADC, in order to reduce power and complexity of the system (as shown in figure 2) . A gain selection may be applied on the digital data in the BE processing.
Technologies under investigation
A design study in 180 nm SiGe technology shows that 2 gain stages combined with 14-bit ADCs fulfill the requirements on noise, dynamic range and radiation tolerance. A programmable shaping furthermore allows a better pile-up mitigation.
The benefits of a smaller feature size are reduced power consumption and improved radiation robustness. An example layout in 65 nm CMOS technology implements 10-bit ADCs and four gain stages, but other designs are possible. The 65 nm technology would allow an integration with the serializer and optical link components, which are foreseen to be developed in this technology within the CERN lpGBT project [4] .
Back-End Electronics
The BE PP system will apply digital filter algorithms for energy reconstruction and will prepare the input to the Level-1 trigger system and the data acquisition. The FPGA-based processing boards will be an evolution of the currently developed LAr Digitial Processing System (LDPS) [5] , for which a demonstrator board is shown in figure 3 . In the so-called Phase-I upgrade the LAr trigger reaout will be improved to read out 34 000 trigger channels. In Phase-II, at the HL-LHC, all 183 000 channels are processed digitally. Energy reconstruction and regional pile-up suppression algorithms are planned to be executed on about 100 PP blades each equipped with 4 FPGAs.
Summary and Outlook
Components for the analog and digital signal processing of the ATLAS LAr Calorimeter readout are being developed for the HL-LHC phase. System optimisation and further prototyping will be performed to define the final design parameters and to prepare the complete readout system for installation in 2024.
